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Executive Summary: The objective of this project is the development of materials and devices to be used in next-generation Tb/s optical transceivers on Silicon substrates. This project has focused on a unique approach to growth of III-V emitters via selective-area epitaxy (SAE). The use of SAE growth at nanoscale dimensions avoid defect formation due to lattice mismatch by allowing strain relief in the lateral direction. By this method, high uniformity arrays of III-V nanopillars (NPs) were successfully grown on Si (111) substrates. Previous work on NPs was successful in developing both axial and radial heterostructures by control of growth conditions, leading to demonstrations of GaAs/InGaAs axial heterostructures for optical gain and GaAs/InGaP radial heterostructures for in-situ surface passivation. The use of SAE growth enabled accurate control of NP placement and geometry so that optical cavities could be formed by the NPs themselves. The combination of these techniques lead to the demonstration of roomtemperature continuous wave lasing from NP arrays.
Following the development of waveguide-coupled NP optoelectronic devices which was the focus of the second year of the project, the final year focused on the integration of the NP devices on Silicon substrates. The GaAs seeding layer was studied to achieve high vertical yield and high-uniformity GaAs nanopillars on Si(111) substrates by SAE. Seeding layer growth temperature was optimized to obtain over 99% yield of vertical growth. The nanopillars were passivated by in-situ AlGaAs shells to reduce the surface recombination. No threading dislocation and anti-phase domains were observed at Si/GaAs interface by transmission electron microscopy. Moreover, the optical properties of NPs were measured by photoluminescence and time-resolved photoluminescence at room temperature to investigate the effects of seeding layer parameters. Under the optimum conditions, it was found that GaAs NPs on Silicon can have carrier recombination lifetimes in excess of 1 ns, which is comparable to NPs grown on GaAs substrates.
A. Overview of Seeding-layer Development
Many growth techniques have been developed so far for GaAs-based NWs on Si. One of the most common ways to grow large-scale free-standing GaAs-based NWs on Si is to use vaporliquid-solid (VLS) mode with the assist of gold (Au) catalyst by metal-organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). Unfortunately, it suffers from a problem that Au droplets may create the mid-gap defect states in NWs to reduce the carrier lifetime. Another technique is called self-assembled/self-catalyzed growth mode, where NWs are directly grown on non-patterned substrates with or without Ga droplets. However, the uniformity control of NW arrays is insufficient to meet the requirements mentioned above. In this case, selective-area (SA) growth shows its benefits that no alien contamination from catalyst is introduced, and the positions and dimensions of NWs can be adjusted by lithographically patterned nanoholes on dielectric mask. Some studies of SAE growth on Si using Ga droplets, i.e. Ga predeposition, have been reported, but the size of droplets needs to be precisely controlled to avoid multi-twinning during the nucleation that gives tilted NW growth. Instead, we investigate SA-MOCVD using a thin GaAs transition layer, called GaAs seeding layer in this paper, for GaAs-based nanopillars (NPs) on Si. A similar growth technique has been reported by Fukui's group for both GaAs NWs and InAs NWs on Si (111). In our work, we focus on the optimization of the growth condition for GaAs seeding layer to obtain high-uniform and high vertical yield GaAs NP arrays. Further, a great potential of such growth technique is that not only the binary GaAs, but also the ternary GaAs-based NW/NP arrays, can be grown on Si by adding a GaAs seeding layer and using similar growth conditions on III-V substrates for NP segment. Thus, the seeding layer can be considered as an epi-ready layer inside the patterned nanoholes.
In this study, the effects of seeding layer growth temperature on uniformity, vertical yield, and optical properties of NP arrays will be discussed in detail. Also, the Zn-doped GaAs NPs instead of intrinsic GaAs NPs will be investigated, because the material characteristics of doped III-V NWs/NPs on Si have rarely been reported. Between them, the minority carrier lifetime serves as a significant factor to determine the electrical properties for III-V nano-devices on Si. The process of growth pattern preparation and the growth sequence will be given as well. The dimension and vertical yield NP arrays were measured by scanning electron microscope (SEM). The interface of Si substrate and GaAs seeding layer was characterized by transmission electron spectroscopy (TEM), and the bulk NP optical properties were measured by photoluminescence (PL) and time-resolved photoluminescence (TRPL) at room temperature.
B. Experimental Development of GaAs-NPs on Silicon (111) Substrates
The substrate used for this growth was lightly boron-doped (resistivity 0.8 -1.2 Ω-cm) 4-inch on-axis silicon (111) wafer. The surface root-mean-square (RMS) roughness measured by Scanning Probe Microscope (SPM) was 0.14 nm, about half of a Si monolayer along (111). The wafer was firstly cleaned by the standard Piranha and RCA2 followed by BOE oxide-strip for 15 s. A 20 nm silicon nitride (SiNx) film was deposited by low-pressure chemical vapour deposition (LPCVD). LPCVD SiNX gives higher etch selectivity to native oxide on Si by BOE compared with plasma-enhanced chemical vapour deposition (PECVD) and thermal silicon dioxide (SiO2). Next, E-Beam resist ZEP520A was coated and nanoholes were patterned by E-Beam lithography (EBL). The designed diameter and pitch of nanoholes for EBL patterning are 80 nm and 800 nm, respectively, and the size of the array is 50 μm × 50 μm. The SiNx layer was etched by reactiveion etching (RIE) to expose the Si surface. Since the final growth result is sensitive to the cleaning process, we carefully designed the steps to remove the resist. The major part of E-Beam resist was cleaned by Piranha at 120°C, and the rest was removed by O2 downstream plasma. Right before sample was loaded into MOCVD chamber, the native oxide in the nanoholes was stripped by BOE for 45 s.
The growth of NPs was accomplished using a low-pressure (60 Torr) Emcore MOCVD reactor, where hydrogen (H2) was used as carrier gas. The precursors were Trimethylgallium (TMGa), Trimethylaluminium (TMAl), Tertiarybutylarsine (TBA), and diethylzinc (DEZn).
The schematic of growth sequence and structure is illustrated in Figure 1(a) and (b) , respectively. At the beginning, the growth chamber temperature was directly ramped up to 870°C for 10 min. During this step, the extra thin native oxide that was formed before sample loading was fully removed by thermal deoxidation. After baking, the temperature was ramped down to the seeding layer growth temperature. Then, TBA was flowed at 1.97×10 1 . Finally, a thin AlGaAs passivation shell was grown at 600 °C, followed by a thin GaAs cap to prevent the oxidation of Al. Different temperature during seeding layer growth was used to investigate the uniformity and vertical yield of NP arrays. As shown in Figure 1(c) , the growth patch is a 50 μm × 50 μm array and the number of NPs is over 7000.
The geometry of NPs including height and diameter was evaluated by SEM. FEI T12 TEM was operated in bright field to study the Si/GaAs interface and bulk GaAs NP section. He-Ne laser at 633 nm was used as the pumping source for PL calibration, and the signal was detected by Si visible femtowatt photoreceiver. TRPL measurement was carried out by NKT SuperK EXTREME continuum laser operated at 633 nm with repetition rate 39.01 MHz, MPD Si single photon avalanche diodes (SPADs), and PicoHarp single photon counting.
C. Optimization of GaAs Seeding Layers for Ultra-High Uniformity
Seeds are always necessary for selective-area GaAs-based NPs on Si to help the nucleation. It is reported that the outmost of Si monolayer along (111) can be reconstructed and replaced by As to form Si(111):As 1×1 by annealing between 300 °C and 450 °C in As ambient. Thus, the starting point of our experiment was to grow seeding layer at 450 °C for a short time 5 s. Low TMGa flow was used to keep slow growth rate. The 30° tilted SEM image of GaAs NPs with 450 °C seeding, as shown in Figure 2(a) , gives the yield of vertical growth over 90% despite Title: Nanopillar Photonic Crystal Lasers for Tb/s Transceivers on Silicon Grant/Contract Number: FA9550-12-1-0052 some irregular polycrystalline islands structures and tilted NPs randomly located inside the array. The formation of such random imperfect growth may be due to two reasons: (1) the sample is not clean enough and small resist particles stick to the edge of nanoholes; and (2) the multiple nucleations are formed during the seeding layer growth. In our case, the former one is highly possible, because the formation of polycrystalline seeds is sensitive to the growth temperature. Moreover, GaAs matrix grown at low temperature is As-rich and highly nonstoichiometric. Therefore, we increased the growth temperature for seeding layer. As shown in Figure 2 (b) -(e), four different temperatures were applied: 550°C, 600°C, 625°C, and 650°C. It is clearly observed that the uniformity and vertical yield are both improved from 450°C to 600°C, while the density of polycrystalline islands is increased when the temperature is over 600°C. The vertical yield in the function of seeding layer temperature is illustrated in Figure 2(f) , where 99.5% yield is achieved by seeds grown at 600°C. The impact of temperature on uniformity and vertical yield is comparable with the reported study on Ga droplet seeds by MBE growth. In our case, the optimized seeding layer temperature is 600 °C. The vertical yield of hexagonal NP growth is over 99%, and the measured average height and diameter of NPs are 760 nm and 150 nm, respectively.
The cross-sectional TEM of GaAs NPs was carried out as shown in Figure 3(a) , and the close-up bulk NP section and Si/GaAs interface were also given in Figure 3 dislocations and anti-phase domains (APDs) are found at Si/GaAs interface in Figure 3(d) . It is also noted that the seeding layer was started grown beneath the SiNx mask and a wedged GaAs crystalline structure was formed. The thickness of such wedged layer is around 6 -7 nm. It can be explained as following: during the sample preparation, H2O2 from Piranha and O2 plasma oxidized the top Si surfaces inside the nanoholes, and the oxidized part was removed by BOE to formed the wedged opening. In order to accomplish high yield of vertical growth, another significant factor is to obtain a flat exposed Si top surface after sample preparation. If not, it is possible that the mix of (111)A and (111)B surface will be formed after TBA surface treatment right before seeding layer growth, which results in the inclined NP growth. For the future work, two improvements can be made to further increase the uniformity and NP material quality: (1) the NP growth temperature can be increased to reduce the density of stacking faults; and (2) a slight amount of antimony (Sb) can be added during NP growth to reduce ZB/WZ polytypism, which works for InAsSb NP growth on InAs substrates.
D. Optical Characterization of GaAs Material Quality on Silicon
The optical properties of the GaAs NPs with different seeding layer temperature were compared. The samples grown at 450°C, 550°C, and 600°C were selected for the characterization due to their high uniformity and vertical yield. First, the PL characterization is shown in Figure 4 , and the full-width-at-half-maximum (FWHM) of the PL peaks between 1.4 eV and 1.5 eV is plotted in the function of seeding layer temperature in the inset. The PL intensities are normalized in order to clearly compare the peak energies and FWHM. The diameter of laser spot on the samples is estimated at 7 μm, and around 200 NPs are covered. All PL spectra show two peaksthe one with higher energy is from band-to-band transition and the other with lower energy is from band-to-acceptor transition. The energies of band-to-band peaks for 450°C, 550°C and The TRPL spectra of band-to-band recombination and the extracted lifetime are shown in Figure  5 . The fast decay at the beginning in instrumental response function (IRF) is 30 ps, and the second part of decay is about 200 ps. Both decays are due to the Si SPADs, and the detector does not limit the total decay from NPs. To extract the lifetime, the NP signals from 0.5 ns to 2.5 ns were fitted by a single exponential decay exp(-t/τ). The fitting lifetimes of band-to-band recombination for 450°C, 550°C and 600°C seeding are 0.51 ns, 0.70 ns, and 1.54 ns, respectively. Therefore, the lifetime is largely affected by the seeding growth temperature. It is possible that the low-temperature nonstoichiometric GaAs seeding introduces more stacking faults and rotational twins into the NP segments. This may be also explained that more lattice vacancies are formed due to the Zn dopants with imperfect seeds. Compared with the reported lifetime of intrinsic GaAs NW/NP on Si, the Zn-doped GaAs with 600°C seeing layer gives comparable value. To the best of our knowledge, it is the first time that the long minority carrier lifetime of doped GaAs on Si is reported. In the future study, the electrical properties of doped GaAs NPs also need to be investigated.
Conclusions and Outlook:
The final year of this project has successfully developed and studied a growth technique that uses GaAs seeding layer as a transition between Si and III-V to achieve high-uniform NP growth on Si by SAE. The temperature during seeding layer growth is the factor to control the nucleantion to obtain over 99% yield of vertical growth. The threading dislocations and APDs are fully eliminated at Si/GaAs interface. Using PL and TRPL characterization, we compared that the optical properties of Zn-doped GaAs NPs grown with different seeding layer temperature. More studies need to be done to further improve GaAs material quality. We believe this seeding layer technique shows its potential to support the growth of GaAs-based ternary NPs on Si by using similar growth conditions on GaAs substrates. In conclusion, this work paves the way for the development of high-performance optoelectronics directly grown on Silicon substrates. 
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